
module delay(clk, rx, tx);

input clk;
input [7:0] rx;
output [7:0] tx;
reg [7:0] delay;

assign tx = delay;
always @(posedge clk) begin
	delay <= rx;
end
endmodule
